# **Electrical performance analysis of double gate transistor (DGMOS)**

Mourad Bella, Billel smaani Département d'Electronique Faculté de l'Ingénieur Laboratoire Hyperfréquence& Semi-conducteur (LHS) Université Constantine1, Algérie <u>bella.mourad@yahoo.fr</u>

*Abstract*— We present in this paper the main results of a twodimensional numerical study based on the finite difference method. The static current-voltage characteristics I(V) of a double gate MOS transistor (DGMOS) are compared with a single gate MOSFET with SOI (Silicon On Insulate) technology. For this, we use a self consistent calculation of Schrodinger-Poisson coupled equations with pseudo - 2D scheme. Simulation results show that the drain current values of the transistor DGMOS are higher compared with those of the SOI MOS transistor. In addition, the DIBL effect and the leakage current are minimized in the case of DGMOS. This confirms the performances of the double gate transistor and its ability to better control the channel and thus the drain current.

Keywords- single gate transistorMOSFET, double gate transistor DGMOS, Poisson equation, Schrödinger equation, DIBL, self consistent, leakage current.

#### I. INTRODUCTION

The semiconductor industry is always looking for developing semiconductor technology to finer group rises [1, 2].

The aim of the decrease in size of microelectronic devices is to reduce the cost and to improve the performance devices, but this, however, leads to the occurrence of adverse effects. To minimize these latters are interesting to turn to new transistor architectures surface ouble gate MOSFET which is now proving to be a eropromising alternative [3, 4, 5].

The schematic description of double-gate MOS device is shown in Fig.1. This 10 nm gate length L<sub>G</sub>, the gate oxide  $T_{ox}$  and Silice Logy thicknesses  $T_{si}$  are equal to 1.5 nm. The source and drain lengths  $L_{SD}$  are equal to 5 nm. The doping density  $I_{NP} = 10^{20} \text{ cm}^{-3}$  in N+ source/drain regions and N<sub>A</sub> =10° cm<sup>-3</sup> in the channel (P type). The work function of the gate material considered is 4.46 eV to achieve the theoretical threshold voltage V<sub>T</sub> to 0.2V.



We consider, in order to compare the electrical performances, a same transistor as the DGMOS structure (same size, same features) but a single gate one (Fig. 2).



Figure 2. Schematic of single gate structure with SOI technology

#### III. FUNDAMENTAL EQUATIONS

The size reduction devices to nanometric sizes reveal quantum phenomena, previously considered largely nonexistent or negligible. For this, it is necessary to use equations derived from quantum mechanics [6]. The most rigorous approach is to solve the Poisson and Schrödinger equations simultaneously to take into account the quantum phenomena.

$$\frac{d^2 V(x,y)}{dx^2} + \frac{d^2 V(x,y)}{dy^2} = -\frac{\rho(x,y)}{\varepsilon_0 \varepsilon_n}$$
(1)

$$-\frac{h^2}{2m^*}\frac{d^2\psi(y)}{dy^2} + qV(y)\psi(y) = E\psi(y)$$
(2)

Where:  $\psi(y)$  is the wave function corresponding to the eigenvalue E; V(y): the electrostatic potential and  $\rho(x)$  is the charge density.

We clearly see that the equations (1) and (2) are coupled. It is therefore self consistency in their resolution [7, 8, 9]. We can illustrate the self consistent system by the following one:

$$\begin{cases} \rho(y) = S[V(y)] \\ V(y) = P[\rho(y)] \end{cases}$$

Where: the functions S [V(y)] and P  $[\rho(y)]$  represent the Schrödinger and Poisson equations.

## IV. VALIDATION MODEL

In order to validate the obtained results, we compare our model with Sentaurus numerical simulation (ISE-TCAD software).

The comparison between the modelled and simulated characteristics gives good agreement for  $V_{GS}$  down to 0.4 V, these devices are operated at  $V_{GS}$  lower than 0.4 V (linear regime), and therefore, the model is valid for the regime, of practical interest.



Figure 11. Comparison of the output characteristics between simulation program and ISE-TCAD

#### V. RESULTS AND DISCUSSIONS

We have considered this model in order to develop our Matlab code [9]. This modelisation was used to compare the both devices. Indeed, Figures 3 and 4 represent the current voltage characteristics  $I_D$  ( $V_{DS}$ ) for single and double gate architectures simulated with  $L_G = 10$  nm respectively for  $T_{Si} = 2$  nm and 1.5 nm.

We observe an increase in the slope of the transistors (single gate and double gate) in the linear regime men the thickness  $T_{Si}$  is reduced from 2 to 1.5 nm.



Figure 4.  $I_D vs. V_{DS}$  for a gate voltage of 0.6V and thickness silicon of 1.5 nm

The On-current I<sub>ON</sub> (saturation current) is more important in the DGMOS compared with single gate transistor. Worth 2150  $\mu$ A is for SOI MOS transistor and 2745  $\mu$ A for DGMOS in the case of thickness silicon T<sub>SI</sub>=2nm.

On the transfer characteristic  $I_D$  (V<sub>GS</sub>) (fig. 5 and 6) we confirm the previous result [ $I_{ON}$  (DGMOS)> $I_{ON}$  (SOI)].



Figure 5.  $I_{\rm D}\,vs.V_{GS}\,$  for a drain voltage of 0.6V and thickness silicon of 2 nm



Figure 6.  $\ensuremath{\,I_{D}}\xspace$  vs.V  $_{GS}$  for a drain voltage of 0.6V and thickness silicon 1.5 nm

The figures 7 and 8 show the characteristics  $I_D$ а semi-logarithmic scale, simulated with nm respectively for  $T_{Si} = 2 \text{ nm and } 1.5 \text{ nm}$ .



Figure 7.  $I_D(V_{GS})$  characteristics at  $V_{DS}=0.6V$  and  $T_{Si}=2$  nm



The Off-current (IOF gnificantly lower in the DGMOS than in the sit gate. We can have a better control of the output currency considering DGMOS.

Fig. 9 shows th ev plution of the conduction band in the DGMOS =0V) for different drain voltage de V<sub>DS</sub>=10mv, ad 0.6V with  $L_G$ =10nm and  $T_{Si}$ =1.5nm. Is clearly sho the Drain Induced Barrier Lowering (DIBL).



Figure 9. Conduction Band for differences drain voltage

Fig 10.a and 10.b clearly illustrate that the DIBL effect is lower in DGMOS architecture.



Figure 10. Conduction Band for differences drain voltage of a) Single gate and b) DGMOS.

In this section and the previous one, a comparison was achieved between a single gate and double gate transistor, to highlight that the transistor DGMOS gives better control of the channel compared to the single gate when decreases the thickness  $T_{si}$ . This is summarized in the following to be:

TABLE 1. COMPARISON ELECTRICAL CHARACCERISTIC BETWEEN SINGLE AND DOUBLE GATE RANSISTORS

Thickness	T <sub>Si</sub> = 1.5 m		T <sub>Si</sub> = 2nm	
Architectures	SOI	<b>DYMOS</b>	SOI	DGMOS
Saturation Current (I <sub>ON</sub> ) (µA)	N <sup>a</sup>	1851	2150	2745
Leakage Curren (loff (µr)	0.94	0.0043	27.37	0.18
Subthreshold slope (S) (mV/dec)	97	67	158	73
DIBL Effect (mV/V)	178	51	274	78

### VI. CONCLUSION

We have present in this paper a self-consistent Poisson and Schrödinger simulation. This method has allowed us to have significant results with good convergence.

We have shown that for a small thickness of the active layer, a best performance is obtained with double gate transistor. More, the analysis of DIBL effect in both single and double gate transistors, confirms that the performances of double gate transistor are better.

Finally, the comparison between our model and Sentaurus numerical simulation gives good agreement for  $V_{GS}$  down to 0.4 V.



- F.Pregaldiny. 'Etude et modéliestion du comportement électrique des transistors MOS fortement econicroniques', thèse de doctorat, Université Lois Pasteur, December, 2003.
- [2] F.Lallement. 'Etude, dével prement et caractérisation de procèdes de dopage par plasma. Appliqués aux technologies électroniques avances', thèse ac actorat, Ecole doctorale Génie électrique, électronique externomunication de Toulouse, Décembre, 2005.
- [3] B.Diagne.' Endext modélisation compacte d'un transistor MOS SOI double grue d'dié à La conception', *thèse de doctorat*, université Louis carcur – Strasbourg I, novembre 2007.
- [4] B. Maja reak. J. Walczak. Simulation of the gate tunnel current in the doubles gate (DG) MOS transistor. J Comput Electron:143-49 (2006)5. DOI 10.2007/s10825-006-8834-1

Mukhopadhyay, K.Kim, J-J.Kim, S-H.Lo, R V.Joshi, C-T.Chuang, K.Roy. Estimation of gate-to-channel tunnelling current in ultra-thin oxide sub-50nm double gate devices. *Microelectronics Journal* 38 931-941, 2007.

- [6] Y.Kobayashi, K.Kakushima, P.Ahmet, V.R.Rao, K.Tsutsui, H.Iwai. 'Analysis of dependence of short-channel effects in double-gate MOSFET on channel thickness', *Microelectronics Reliability* 50,pp.332-337. 2010
- [7] M.Chan, T.Y.Man, J.He, X.Xi, C.H.Lin, X.Lin, P.K.Ko, A.M.Niknejad, C.Hu. 'Quasi-2D Compact modeling for double-gate MOSFET', NSTI-Nanotech 2004, <u>www.nsti.org</u>, ISBN 0-9728422-8-4 Vol.2, 2004.
- [8] D.Rechem, S.Latreche, C.Gontrand 'Channel length scaling work function on the performance of double gate-metal oxide semiconductor field-effect transistors', Pramana-journal of physiscs, Vol. 72, No.3 pp. 587-599. Mar.2009.
- [9] M.Bella, S.Latreche, S.Labiod 'Nanoscale DGMOS modeling" 11<sup>th</sup> International Conference Computional and Mathematical Methods in Sciencz and Enginnering CMMSE 2011. Alicante, Spain. June 26-30, 2011. ISBN: 978-84-614-6167-7.